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PURPOSE 
The purpose of this contract is to accomplish the work set forth below: 
1. Survey and analyze the literature to determine the most promising material 
superior to silicon dioxide, that will serve as a dielectric and passivating 
film for integrated circuits. 
2. Develop an insulator with a high softening point not reactive with semicon- 
ductor material at temperatures up to 13OO’C. The insulator shall: 
a. form as good a dielectric as silicon dioxide in making metal - 
dielectric-semiconductor capacitors. 
b. mask against diffusion of n-type and p-type impurities, and 
c. provide a passivating surface for integrated circuits. 
3. Design and build an integrated circuit based upon the results of work under 
item 2. 
ABSTRACT 
Extensive literature survey and analysis on silicon nitride made prior to this con- 
tract indicate that many of its properties are superior to silicon dioxide and that 
it meets the requirements of this contract. 
Growth parameters for pyrolytic silicon nitride such as nucleation, reactant com- 
position, substrate temperature, substrate preparation and carrier gas were 
studied. 
Measurements were made in MNS (metal-nitride-silicon) and MNOS (metal-nitride- 
oxide-silicon) samples for surface charge density, electronic leakage and dielec- 
tric constant determination. The index of refraction and 48% HF etch rate were 
also measured. 
The masking property of silicon nitride for dopants which silicon dioxide fails to 
mask were investigated. Photolithographic techniques were developed so that 
conventional photoresist could be used. 
Silicon nitride together with silicon dioxide was used to passivate silicon integrated 
circuit transistors and diodes. The integrated circuits were thermally and elec- 
trically stressed, and the results on H 
recorded. 
FE 
and junction breakdowns changes were 
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LITERATURE SURVEY AND ANALYSIS 
Extensive literature survey and analysis on silicon nitride had been made at IBM 
Component Laboratory prior to this contract. This information has been voluntar- 
ily submitted to NASA for review as included in the technical proposal R.E. P.N. 
R & D 66-120, “Investigation of Refractory Dielectrics for Integrated Circuits,” 
January 5, 1966. 
The results from the IBM investigation prior to April 1, 1966 on silicon nit,ride 
strongly indicate that many of its physical properties are superior to silicon 
dioxide and that it meets the requirements of this contract. Therefore, it was 
decided that the insulating material to be developed would be limited to silicon 
nitride. This decision was agreeable to NASA representative Dr. P. Klein and 
Mr. R. Trent during their visit to the IBM Components Division, Development 
Laboratory, East Fishkill, N. Y. on April 13, 1966. During this meeting, the 
program for development of silicon nitride was discussed and was mutually agreed 
upon by the NASA and IBM representatives. This program includes the investiga- 
tion of growth, quality, diffusion masking, and integrated circuit application. 
Growth study would cover nucleation study, growth kinetic study, and alternate 
silicon nitride and silicon dioxide layer growth. Quality evaluation includes elec- 
trical measurements, chemical composition analysis and chemical etch study. 
The diffusion masking study includes the photo-etch development as well as the 
investigation of the masking against dopant diffusion. The integrated circuit ap- 
plications of silicon nitride film have been pursued after the above items were 
investigated. 
A comparison of physical properties of Si02, Si3N4 , and Si-Ox-NY is given in the 
following summary. Some numbers in this summary are taken from the literature, 
while others are a result of this investigation. Following the summary, typical 
deposition conditions for the films to be discussed in this report are given. 
Summary of the Physical Properties of Si02, Si3N4 and Si-Ox-N 
Y 
Structure 
Melting Point (‘C) 
Density (g cms3) 
Index of Refraction 1.46 
Dielectric Constant 3.8-3.9 
DielectrEl Strength 
(vcm ) 
Infrared absorption 
band, (u) 
Energy gap (e. v. ) 8 
Thermal Expansion 
Coeff. (‘C-l) 
Thermal Conductivity 
(cal cm-l set-l ‘C-l 
D. C. Resistivity (ohm-cm) 
@ 25’C 
@ 250°C 
@ 3oo”c 
@ 5oo”c 
Etch Rate in 1O:l NH4F:HF 
(Qmin) 
Si02 
amorphous 
- 1600 
2.2 
-5 x lo6 
9.3 
5.6x10 -7 
0.0032 0.067 
1014-1016 
Si3N4 Si3N4 Si-0 -N 
x Y 
crystalline amorphous amorphous 
- 1900 
3.4 
2.1 
9.4 
10.6 
3.1 
2.05 1.60-1.88 
7.5 4.77-6.12 
-1 x lo7 -5 x lo6 
11.5-12.0 9.3and12.0 
3.9-4.0 -5.0 
3.0 - 3.5 x 
10-6 
1015 -1014 
-1013 -2 x 10 13 
<<O.l 5-10 33-400 
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Growth of impervious Si3N4 films for integrated circuit and device passivation 
Reactor Cross-section (mm2) 80 x 50 
Susceptor cross-section (mm2) 76 x 16 
Inlet gases = SiH4 (ml/mm) 1 
NH3 (ml/min) 20 
Carrier gas, N2 (Jimin) 40 
Substrate temperature (‘C): 
Deposit on completed integrated circuit wafers 
Deposit on wafers prior to device fabrication 
Growth rate &min) 150-220 
Etch rate of Si3N4 in 48% HF &min) 100-120 
800°C 
9oo”c 
When deposition is made on wafers prior to device fabrication, a thin layer of 
thermal Si02 (~300 8) is usually grown on silicon substrates prior to the Si3N4 
deposition. The in-situ thermal Si02 is preferred although externally grown Si02 
can be used. In-situ oxidation conditions are: 
Dry O2 fills the entire system prior to heating. 
Dry O2 flowrate 500 cc/min 
Substrate temperature 25’ - 1000°C 3 min 
looo”c 17 min 
1000°-850°C 5 min 
Flush with N2 40 a/min for 15 min at 85O’C. Then the deposition of Si3N4 pro- 
ceeds under the condition described above. 
Pyrolytic Si02 is usually used as the mask for photoetching Si3N4, Conditions 
for depositing Si02 vary widely. Two typical Si02 deposition systems are: 
A. SiC14 - O2 - H2 system 
SiC14 flowrate 50 cc/min 
O2 flowrate 300 cc/min 
H2 flowrate 30 Urnin 
Substrate temperature 800°C 
Growth rate 900 R/min 
Etch rate in 109 buffered HF 50 Qsec 
5 
B. SiH4 - O2 - H2 system 
SiH4 flowrate 
O2 flowrate 
H2 flowrate 
Substrate temperature 
Growth rate 
Etch rate in 1O:l buffered HF 
3 cc/min 
30 cc/min 
30 I/min 
450°c 
340 Qmin 
200 Qsec 
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1.0 SILICON NITRIDE GROWTH PROCESS 
The pyrolytic deposition of silicon nitride by the reaction of silane and am- 
mania in a stream of hydrogen gas has been reported earlier. (1) The complete 
chemical reaction can be represented by 
3SiH4+4NH 
3 
Si3N4 + 12 H 
2 
. 
Silane starts to decompose at about 5OO’C. To suppress the premature decompo- 
sition of silane, hydrogen was injected into the reactor as carrier gas. When the 
reaction occurred in other carrier gases such as helium, nitrogen and argon, a 
layer of silicon powder was formed on the reactor wall, thus obscuring the view 
of the sample. However, it was later found that this difficulty was overcome by 
using alarger flow of carrier gas which reduces the atmospheric temperature in 
the reactor, thus prohibiting or greatly minimizing the premature decomposition 
of silane. Because the molecular weight of nitrogen (or argon) is comparable to, 
while that of hydrogen (or helium) is much less than either silane or ammonia, the 
gas mixture in the reactor with SiH4 - NH3 - N2 system would be more homogene- 
ous than the SiH 4 - NH3 - H2 system, thus better uniform film growth. Besides, 
the SiH4 - NH3 - N2 is much less hazardous to operate than the SiH4 - NH3 - H2 
system. The electrical properties of the silicon nitride films, which is the major 
determining factor, growninnitrogen are comparable to if not better than that in 
hydrogen. The later part of this investigation is therefore devoted mainly to 
nitrogen. 
1.1 APPARATUS AND MEASUREMENT METHODS 
The apparatus used in this work was designed previously. (1) A series of modifi- 
cations were made to meet the requirement for improved growth control. The 
feed system consists of a series of valves and flowmeters for controlling input 
gases, i.e., silane, ammonia and carrier gas. Since the input gases are 
corrosive in nature, the entire feed system was made of stainless steel except 
the flowmeters. The feed system was made gas-tight and could be evacuated up 
to the input gas cylinder valves. Figure 1 shows the flow chart of the feed system 
including the latest modifications. In addition to the provisions for silane, am- 
monia and carrier gas, the valves and flowmeters for hydrogen chloride and oxy- 
gen are shown. These gases are used for substrate surface preparation prior to 
silicon nitride film growth which will be discussed in detail later. The reaction 
7 
chamber was made of quartz. The substrate wafers were heated by an rf induction 
system with a graphite susceptor precoated with silicon carbide. A nitrogen inlet 
was connected to the exhaust line so that the exhaust gas is diluted with a larger 
amount of nitrogen prior to its venting. 
FLOWMETERS l-5 MATHESON I610 PRECISION LOW FLOW FLOWMETERS 
FLOWMETER 6 IS BROOKS R-215 -9 
FLOWMETER 7 IS BROOKS R-615-B 
TO REACTOR 
q q TOGGLE VALVE 
e=NEEDLE VALVE 
ARGON PURIFIER 
GAS MIXING AND METERING SYSTEM FOR SILICON NITRIDE 
Fig. 1. Schematic sketch of the feed system. 
The earlier reactors were made of round quartz tubing. The films grown in those 
reactors showed relatively large thickness variation from wafer to wafer and run 
to run. This was mainly due to unfavorable geometrical factors. Figure 2 shows 
the end view of the reactor. It is obvious that the susceptor can be laterally tilted 
toward either left or right side. Figure 3 shows the front view of the reactor. The 
susceptor is intentionally tilted longitudinally to give a more uniform film growth 
along the longitudinal direction. Figure 4 shows the section view along the longi- 
tudinal axis of the graphite susceptor. The lateral spacing between the graphite 
susceptor and the reactor is the largest at the mid-section and the smallest at the 
end. This continuous change in spacing causes undesirable gas flow patterns. To 
optimize the reactor geometry, a rectangular cross-section reactor xhich was de- 
signed for uniform silicon epitaxial growth was used in the later part of this inves- 
tigation. Figures 2-4 show that most disadvantages of the round reactor disappear 
in the rectangular reactor. However, there is one distinct shortcoming in the 
rectangular reactor; it can not be evacuated. By suitable purging. the residual 
air can be removed. Figure 5 shows the rectangular reactor used in this inves- 
tigation. The silicon nitride films grown on one-inch diameter substrates in this 
reactor with a large flowrate of nitrogen carrier gas showed wafer to wafer 
thickness variation (for 1000 2 films) of about 27% and run to run variation of 
about 210%. This is a factor of 2 improvement as compared with the round 
reactor at small flowrate of hydrogen carrier gas. 
I 
Fig. 2. End view of the round and rectangular reactors. 
Fig. 3. Side view of the round and rec~n&ar reactors. 
9 
Fig. 4. Section view of the round and rectangular reactors. 
Fig. 5. Reactor in use. 
The film thickness of the amorphous silicon nitride was measured at a step etched 
by hot H3P04(2) by the interference fringes under sodium light and checked by a 
Tolansky (5)interferometer. The index of refraction was determined by the differ- 
ential interfringe spacing method (1) with sodium light (A = 5900 8) on samples 
which had the nitride films deposited on thermally oxidized silicon substrates. 
Estimated accuracy is ~0.05. 
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Electrical properties of the films were investigated by means of MIS (metal- 
insulator-silicon) capacitors. After deposition of the silicon nitride films circu- 
lar aluminum electrodes (20 mil diameter) were evaporated to form the MIS 
structures. Surface charge was determined from the well known capacitance- 
voltage measurement (4.5) using a frequency of 10 KHz or 100 KHz. Dielectric 
constant and electronic leakage measurements were made on the same structures. 
1.2 SOURCE MATERIAL AND SUBSTRATES 
The gases used in silicon nitride deposition are of high purity. The silane used 
for this work was supplied by Gray Chemical, Inc. The purity can be expressed 
in terms of the resistivity of the silicon epitaxy deposited on a single crystal sili- 
con by the pyrolytic decomposition of silane. The Gray silane produced film re- 
sistivities greater than 50 ohm-cm. When the supply of Gray silane was exhausted, 
a cylinder of silane was supplied by Precision Gas Products, Inc. The Precision 
silane showed a resistivity of less than 5 ohm-cm. Another cylinder of Gray silane 
has been received later and the resistivity of its epitaxy is above 100 ohm-cm. 
Chromatographic analysis of ammonia has indicated that about 20 ppm air, within 
the instrumental sensitivity, is detected. The hydrogen gas was purified by a 
palladium-silver diffuser. 
All substrate wafers used in this investigation were single crystal silicon unless 
otherwise specified. The substrate wafers were chemically polished. Prior to 
being loaded in the reactor, they were immersed in 1O:l buffered HF solution* 
followed by repeated rinsing in de-ionized water. The reactor is evacuated or 
flushed with N2 prior to each run. To further clean the substrate, the wafers are 
subjected to either hydrogen chloride (about 1% in a hydrogen stream) vapor etch 
at 1175’C for 5 minutes or to heating in hydrogen at 1225OC for 10 minutes. In 
depositing alternate silicon nitride-silicon dioxide films, the silicon dioxide can be 
deposited either externally or in situ. When the first layer on the silicon substrate 
is oxide, it can be prepared by either thermal oxidation or by pyrolytic deposition 
from the reaction of silane (or silicon tetrachloride) and oxygen. 
*lO:l buffered HF solution (10 parts 400/o NH4F and 1 part 480/o HF). 
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1.3 NUCLEATION OF SILICON NITRIDE ON SILICON SUBSTRATES 
The samples for nucleation study were grown under ordinary conditions except the 
growth time was shortened to the order of seconds. The first few samples were 
grown for 5 to 30 seconds with average growth rate (from prolonged runs) of about 
20 2 per sec. To prepare the samples for transmission electron microscopic ex- 
amination, the silicon substrate was thinned by the jet eLch method, (697) Most 
samples had continuous silicon nitride films as detected by transmission electron 
diffraction and microscopic observation. The transmission electron diffraction 
pattern shows a typical diffuse ring, see Fig. 6, while the transmission electron 
micrograph is featureless because the silicon nitride is amorphous. The electron 
beam diameter was about 20-40~. Electrical measurements confirmed the elec- 
tron diffraction and microscopic observation that those films were continuous. 
This is in clear contrast with silicon nucleation on silicon substrates which showed 
isolated nuclei up to several hundred angstroms thick. 
Fig. 6. ‘lkaxnission electmn diffraction pattern of amorphous silicon nitride films. 
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Two samples were grown with growth time of 1 and 3 sec. , respectively. Again the 
silicon nitride films appeared to be continuous. It was thought that perhaps the 
reaction of NH3 with the substrate produced a thin layer of silicon nitride, on which 
the nitride film quickly built-up through the SiH4 - NH3 reaction. A sample was 
heated in NH3 for 2 min at the deposition temperature, 8000C. No trace of silicon 
nitride was detected. This indicates that either the silicon nitride film was so thin 
that the electron diffraction technique was not sufficiently sensitive to detect or no 
nitride was present. The results suggest that the silicon nitride nuclei formed 
primarily through the SiH4 - NH3 reaction rather than through nitriding. 
In connection with uniform nucleation, it would be interesting to find the minimum 
thickness for pinhole free film growth. A simple electric method was used to de- 
tect pinholes in insulating film. (8) This method is quite similar to the electrolytic 
jet etch@) with rock salt solution as the electrolyte. The method is simplified by 
using a drop of salt solution instead of continuous flow of salt solution as one elec- 
trode on dielectric film. Figure 7 shows a schematic sketch of the set-up for 
pinhole test. The results show that 3 second films are pinhole free while 1 second 
films may or may not be continuous. These results are in agreement with the 
transmission electron diffraction and microscopic observations. 
MICRO 
AMMETER 
I TEFLON I 
II I I w 
CROSS SECTION 
CIRC”LAR”iPPARAT”S 
Fig. 7. Apparatus rkor electric measurement of dielectric defectr in silicon nitiide films. 
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1.4 SILICON NITRIDE GROWTH 
1.4.1 In Hydrogen 
Most of the pyrolytic silicon nitride films reported earlier? were prepared at the 
silane:ammonia ratio of 1:40 and some at 1:20. Within this range of silane:am- 
mania ratios, the growth rate and the physical properties of the films grown under 
equal conditions were essentially the same. When the ammonia fraction is grad- 
ually reduced, the composition of the films becomes silicon rich. Consequently, 
the film property changes accordingly. 
The method of preparing pyrolytic silicon nitride has been reported elsewhere. (1) 
Silane and ammonia are used as the reactant gases. The reaction takes place in 
a quartz reaction chamber in which a constant flow of hydrogen as the carrier gas 
is maintained, The substrates are N-type silicon about 2.5 ohm-cm. After & 
situ cleaning by the method described above, the reactant gases in predetermined 
ratio are admitted into the reaction chamber. The silane:ammonia ratio varied 
from 1:l to 1:lO. The injection of silane and hydrogen is held at a constant rate 
throughout this investigation while the injection of ammonia is adjusted to the de- 
sired rate. 
The growth rate of the silicon nitride film as a function of the reactant composition 
is shown in Fig. 8. The growth rate at a given temperature is practically indepen- 
dent of the ammonia injection rate with the SiH4:NH3 ratios of 1:l to 1:lO. The 
scattering of results was caused mainly by experimental error in controlling the 
low injection rate of reactant gases. 
1.4,2 In Nitrogen 
Nitrogen was used to replace hydrogen as the carrier gas in the later part of this 
investigation as stated in Section 1.0. The inlet gas flowrates are 1, 20 and 
3 x lo4 ml/min for silane, ammonia and nitrogen, respectively. The silicon 
nitride film growth rate is plotted against inverse temperature as shown in Fig. 9. 
Note that the growth rate at temperatures above 800°C increases slightly with 
temperature up to 1000°C while between 650-750°C, it increases rapidly with 
temperature. 
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A series of runs was made with film thickness.as a function of deposition time. 
The growth parameters and the results are shown in Fig. 10. The results clearly 
show that the deposition rate is fairly constant from run to run. 
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1.4.3 In Helium and Argon 
Limited investigation has been made in using helium and argon carrier gases for 
silicon nitride film deposition. Because the molecular weight of He is much 
smaller than either SiH4 or NH 3’ the inlet gases in the reactor are rather inhomo- 
geneous . Consequently the film thickness variation is large. Since bottled helium 
lasts only a few runs because a large flowrate is required, it is not practical for 
use as a carrier gas. However, it is interesting to note that the electrical prop- 
erties of the film grown in helium are superior to that grown in any other carrier 
gases as will be described in later sections. 
High purity argon is difficult to get. Argon was purified by passing through a hot 
barium bed. 03) For the large flowrate used in the reactor a purifier of substan- 
tial size would have to be designed and constructed. A few runs at relatively low 
flowrate were made and the electric properties on MNS (metal-nitride-silicon) 
were measured. The results which will be presented in later section indicate 
the films grown in argon are inferior to those grown in nitrogen or helium. 
1.5 FILM STRUCTURE 
1.5.1 Amorphous Films 
The film structure of pyrolytic silicon nitride has been investigated by transmis- 
sion electron diffraction and microscopy. The diffraction patterns of the silicon 
nitride films grown at SiH4:NH3 ratios within 1:l to 1:lO have a typical diffuse ring 
for amorphous silicon nitride as shown in Fig. 6. The transmission electron 
microscopy was featureless because the film is amorphous. In one sample grown 
at SOO°C with a SiH :NH ratio of l:l, a thin layer of polycrystalline silicon near 
4 3 
the film-substrate interface was observed as shown in Figs, 11 and 12. The poly- 
crystalline silicon growth at the interface may have been caused by a sudden surge 
of silane at the beginning of injection. Other samples grown under the same condi- 
tions showed no evidence of the presence of polycrystalline silicon. 
1.5.2 Crack Formation 
Earlier work(‘) reported that cracks are often observed on thick silicon nitride 
films (> 1~) grown on silicon substrates as shown in Fig. 13. The density of 
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cracks increases with increasing film thickness and growth rate (> 500 61min-1). 
As mentioned above, those films.were grown with a SiH4:NH3 ratio of 1:40. When 
the ratio is changed from 1:l to 1:lO range, the potential for crack formation is 
greatly reduced. No cracking was observed on 1.5~ thick films even though the 
-1 
growth rate was a factor of 2 or 3 greater than 500 6: min . These results indi- 
cate that the composition of the reactant gases has a profound effect on the stress 
and strain in pyrolytic silicon nitride films. 
.’ 
,. 
Fig. 11. Crystallites in KQ”C film at Si3N4-Si interface detected by electron microscopy. 
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Fig. 12. Tbe electron diffraction pattern of the same sample in Fig. 11. 
(a) R4-103-4 As-GROWN CRACKS GROWTH 
RATE = 1200&/MIN 
(b) R4-26 CRACKS DEVELOPED DURING 
ANNEALING IN H2-HCI (I%, ATMOSPHERE 
AT 1350°C FOR 3 MN 
Fig. 13. Cracks in silicon nitride films. 
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1.5.3 Crystalline Silicon Nitride 
Nee-die-crystallites were often observed on silicon substrates during high tempera- 
ture deposition. (1) Recently, it was found that needle-crystallites were also 
formed on silicon substrates by vapor transport from the hot susceptor on which 
silicon nitride had accumulated in previous runs. During the in-situ surface 
cleaning, the substrates were heated at about 125O’C and the susceptor to about 
13OOOC. During this heating silicon nitride was transported from susceptor to 
substrate. The silicon nitride was in the form of needle-crystallites which were 
in clusters as shown in Fig. 14A. The needle-crystallites in each cluster have 
the same “root” which acted as the preferred nucleation site. X-ray diffraction 
study has identified the crystallites as a-Si3N4 (see Fig. 14B). The crystsllites 
are extremely inert chemically. After being immersed in 48% HF for 48 hours, 
no evidence of etching was detected. 
Fig. 14A. u - Si3N4 crystals on amorphous Si3N4 films. 
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Fig. 14B. X-ray difkaction pattern of the a -Si3N4 crystals. 
1.5.4 Composition Analysis 
An attempt has been made to determine the silicon and nitrogen content in the 
silicon nitride films. Samples of the order of l-10 mg of crystalline Si3N4 were 
analyzed spectrophotometrically for silicon and nitrogen. Spectrophotometric 
methods are usually accurate to 2-3% of the amount present. 
The silicon analysis involved calorimetric determination of the silica-molybdate 
complex formed when silicon combines with molybdate in weak acid solutions. The 
nitrogen analysis involved removal of the nitrogen from Si3N4 by an alkali fusion 
collection, and determination calorimetrically using a modified Nessler-Jaackson 
reagent. 
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Of the two methods tried, the silicon seems to be the most feasible of the two if 
only one analysis is required. Further development of the nitrogen determination 
is required to improve its accuracy and reproducibility. 
The results on analyzing crystalline silicon nitride are: 
% Si from perchloric dehydration (9) 57.7_+l%Si 
% Si from silicon molybdate 58.5 23% Si 
% Si theoretical 60.08% 
The relatively large uncertainty in analysis accuracy leads to doubt if the tech- 
niques are meant to determine slight deviation from the stoichiometric composi- 
tion , However, the analysis indicates that the crystal composition is closer to 
Si3N4 than any other Si-N compounds. 
1.6 EFFECT OF SUBSTRATE PREPARATION ON SILICON NITRIDE GROWTH 
In reviewing the electrical measurements on earlier samples as shown in Table I, 
it was noticed that all samples which were surface cleaned in situ by either hydro- 
gen chloride vapor etch or by heating in hydrogen at or about 12OO’C showed a 
relatively high flat band charge density, about 2.3 - 8 x 10 
12 -2 
cm . Several sam- 
ples which had no in situ cleaning prior to nitride film growth, showed a surface 
charge density about 2.8 - 3.6 x 10 
12 -2 
cm which is consistently lower than those 
with in situ surface cleaning. The substrates without in situ surface cleaning are 
likely to have a thin layer of silicon dioxide. It is suspected that the presence of 
a few atomic layers of silicon dioxide on substrates prior to nitride film growth 
has helped to reduce the surface charge density. In order to find the effect of sili- 
con dioxide on surface charge density, several samples were coated with either 
thermal or pyrolytic silicon dioxide (-450 - 470 8) before being loaded into the 
reactor for nitride growth. The resultant surface charge density was reduced by 
a factor of 2, -1.5 x 10 
12 -2 
cm . The growth rate of silicon nitride on amorphous 
silicon dioxide substrates is comparable to that on silicon substrates under the 
same growth conditions. 
Because the presence of silicon dioxide on silicon substrates prior to silicon 
nitride deposition improved the surface property of silicon, it is desirable to in- 
vestigate the effect of the oxide thickness and method of preparing the oxide on the 
surface property of silicon. Defects in deposited films often originate from 
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inadequate substrate surface preparation. Externally prepared silicon dioxide is 
easily contaminated during its exposure to room atmosphere. The presence of 
room dust on an oxide substrate causes discontinuities in subsequently deposited 
nitride films. 
In situ surface cleaning of silicon substrate followed by in situ oxidation should 
provide an extremely clean substrate surface for nitride deposition. The feed 
system has been modified to accommodate the required gases for in situ surface 
cleaning and oxidation. 
Earlier MOS measurements at the IBM Laboratory on pyrolytic oxide indicate that 
the surface charge density is about one order of magnitude higher than the thermal 
oxide. Therefore it is highly desirable to prepare in situ thermal oxide for the 
MNOS (metal-nitride-oxide-silicon) samples. The required oxide thickness ranges 
from 150 - 450 2. The oxidation rate of such thin films is to our knowledge not 
available in literature. A series of oxidation runs were made in our reactor at 
1000°C. Within the measurement error, it appears that the results deviate from 
the Evitts, et al. thickness-time plot in their Fig. 2. (10) However, when the oxy- 
gen is maintained during heating and cooling as well as at 1000°C, the result is a 
continuation of Evitts, et al. thickness-time plot as shown in Fig. 15. 
Secondrx IO4 
Thermal Si02 in O2 
Fig. 15. 5i02 thickness VS. oxidation time for thin oxides. 
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1. ‘7 SILICON OXYNITRIDE GROWTH 
The growth of silicon oxynitride films has been investigated. Thermodynamic 
analysis indicates that in the SiHq -0 2 -NH3 system, oxide formation is favored at 
the temperatures up to 125O’C. Figure 16 shows the standard free energy change 
with respect to temperature. 
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The growth rate of the silicon oxynitride was investigated as a function of tempera- 
ture. The growth parameters are: SiH4 1 ml/min, NH3 20 ml/min, O2 0.5 ml/ 
min and the carrier gas N2 30 l/min. The growth rate vs. inverse temperature 
plot is shown in Fig. 17. Below 800°C the growth rate increases exponentially 
with temperature and above 800°C, the growth rate increase slowed down. 
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Growth Rate 
0 
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10 
Growth Parameters 
Si H4 1 ml/min 
NH3 20 ml/min 
02 0.5 ml/min 
N2 30 I/min 
1 1~ 1 I I I I 
7.6 8.0 8.4 8.8 9.2 9.6 10.0 10.4 
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Fig. 17. Growth rate of silicon oxynitride YS. temperature. 
The growth rate of the silicon oxynitride was also investigated as a function of 
oxygen injection rate. The growth parameters and the results are shown in Fig. 
18. Note the sharp growth rate increase below 2 ml/min oxygen flowrate, above 
which up to 4 ml/mm the growth rate remains essentially constant. 
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Fig. 18. Growth rate of silicon my&ride vs. O2 flow-rate. 
The structure of the silicon oxynitride films has been examined by using the elec- 
tron diffraction and microscopy. None showed any trace of the presence of crys- 
talline material. 
The masking effect of the silicon oxynitride was briefly investigated. All the films 
(about 800 61 thick) which have etch rate of 180 x/min or smaller in -5% HF buffer 
etch resisted steam oxidation at 115O’C for 30 min. When the film thickness was 
above 1200 2, they resisted steam oxidation (at 115O’C for 30 min) even though 
their etch rate was 300-400 x/min. All silicon oxynitride films resisted common 
silicon dopant (J3, Ga, P, and As) diffusion. 
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l. 8 FILM DEFECTS 
Defects in dielectric films are mostly caused by poor substrate preparation. Most 
potential defect sites on substrates are originated at dust particles, cleaning 
solution residue, impurity aggregates, pits, mounds and scratches, among which 
the first two are by far the most important factors. The impurity aggregates in 
substrates are formed in crystal growth and/or subsequent heat-treatment. Pits, 
mounds and scratches are caused by inadequate wafer polishing and handling, 
whereas dust particles and cleaning solution residues result from insufficient 
cleaning . 
Scratch, pit and mound-free substrates can be prepared by the chemicsl-mechsni- 
cal polish. (11) The dust particles and the cleaning solution residue demand care- 
ful surface cleaning prior to loading into the reactor. Several cleaning processes 
have been investigated. The best cleaning processes involve degreasing, repeated 
deionized water rinsing, acid etching, and again deionized water rinsing. 
Several methods are available to detect defects in dielectric films. Chemical etch 
and electrical bias on MOS samples (12) are destructive methods. The leakage 
current measurement method (7) is nondestructive but it does not show the defect 
locations. Electrophoretical decoration method (13,141 . is nondestructive and sim- 
ple to use. Most of our investigations on film defect density were made by means 
of the electrophoretic decoration method. 
The results indicate that by using suitable surface cleaning processes, the defect 
density can be reduced down to about 50 per cm2. Impurity aggregates and 
scratches are important defect nucleation sites. Figure 19 shows the substrate 
surface defects caused by the solution growth (15) occurring during epitaxial silicon 
deposition on a substrate on which trace of gold was left behind from the gold 
plated tweezers. Apparently, during the solution growth, the molten solution 
moved and left tracks on wafers surface. 
Figure 20 shows the decorated film defects at the tail of surface tracks. After the 
silicon nitride film was etched away, the sample was etched in Sirtl etch and the 
result is shown in Fig. 21. The etch pits were located at exactly the same spots 
where the decorated film defects were observed. The etch pits were formed by 
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the preferred etch at the impurity aggregates. Figure 22 shows the decorated 
film defects along the scratches. Before decoration, the scratches are not visible 
under a microscope. It is noted that stacking faults and dislocations do not seem 
to act as the film defect sites. 
Fig. 19. Surface defectr on subsirate. 
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Fig. 20. Decanted defects in silicon nitride Mm. 
Fig. 21. Etch pita at the ixiipurity aggregates. 
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Silicon nitride films which have been thinned down by chemical etch showed higher 
defect density than the as grown films of the same thickness. In other words, 
chemical etch introduces defects into the film. A similar effect has been observed 
in silicon dioxide. (11113) 
2.0 FILM PROPERTIES 
The optical, electrical and chemical etching properties of silicon nitride were 
investigated. The electrical properties investigated include: the surface charge, 
stability, dielectric constant and electronic conduction. 
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2.1 INDEX OF REFRACTION 
The index of refraction of a dielectric film is to a certain extent indicative of its 
density (or porosity) and its composition. The measured refractive indexes of 
silicon nitride films grown in hydrogen or nitrogen carrier gas and of silicon 
oxynitride films are presented below. 
2.1.1 Silicon Nitride 
The refractive index of the silicon nitride films grown in hydrogen carrier gas has 
been investigated as a function of silane to ammonia ratio. Figure 23 shows the 
measured results. In general, the refractive index increases with decreasing 
ammonia injection rates at all the deposition temperatures (from 800°C to 1000°C). 
When the ammonia injection rate equals the silane injection rate, the refractive 
index of the amorphous silicon nitride films exceeds that of the crystalline o-silicon 
nitride (u = 2.1). (9) These results strongly suggest that the composition of the 
pyrolytically deposited films changes gradually toward silicon rich silicon nitride 
as the ammonia injection rate is reduced to approach the silane injection rate. 
Since the film structure is amorphous, the excess silicon atoms must be dispersed 
randomly within the silicon nitride. 
It should also be noted that the refractive index is temperature dependent; i.e. , 
decrease with temperature. This is conceivable because the film density is ex- 
pected to change in the same direction. 
Similar results have been observed in films grown in nitrogen. 
2.1.2 Silicon Oxynitride 
The refractive index of oxynitride appears very indicative of the oxide content in 
the film although the direct relation is not established because the actual film com- 
position is not determined. Under constant reactant gas composition, thermody- 
namic data indicate that the reaction is increasing in favor of oxide formation as 
the temperature decreases. Therefore, one would expect to find the refractive in- 
dex to decrease with decreasing temperature because the R.I. of oxide (-1.45) is 
lower than that of nitride (-2.00). The results shown in Fig. 24 are indeed as ex- 
petted . 
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Fig. 23. Refractive index of silicon nitxide vs. Ss4:NH3 ratio hydrogen gram films 
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Fig. 24. Refractive index of silicon oxynitride ys. temperature. 
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It is further confirmed from the refractive index vs. oxygen flowrate plot as shown 
in Fig. 25. As the flowrate of oxygen increases while that of silane and ammonia 
are constant, the oxide content would obviously increase. Figure 25 shows the 
refractive index decreases as the oxygen flowrate increases. When the oxygen 
flowrate reaches 3 ml/min and higher while the silane and ammonia flowrate main- 
tained at 1 and 10 ml/min respectively, the film composition was almost completely 
oxide. 
2.5 
Refractive 
Index 
Growth Parameters 
Si H4 1 ml/min 
NH3 10 ml/min 
N2 30 I/min 
Temp 850° C 
O2 Flowrotc (ml/min) 
Fig. 25. Refractive index of silicon oxyniixide ys. O2 fhvrate. 
2.2 ETCH RATE 
The etch rate of silicon nitride or oxynitride in HF solution is, like the refractive 
index, indicative of the film density (or porosity) and composition. 480/o HF solu- 
tion and 1O:l buffered HF solution were used to determine the etch rate of silicon 
nitride and oxynitride respectively. The etch rate of the former solution is about 
an order of magnitude greater than the latter. 
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2,2.1 Silicon Nitride 
The etch rate is plotted as a function of the silane to ammonia ratio as shown in 
Fig. 26. The etch rate of the silicon nitride grown in hydrogen at a given silane 
to ammonia ratio decreases as expected with increasing deposition temperature 
because the film density should increase with temperature. The SOO’C films dis- 
solved much faster than the 900’ and 1000°C films. The etch rate of the films 
grown at a given temperature decreases with decreasing ammonia injection rate 
as it approaches the silane injection rate. This could be due to the film composi- 
tion changing toward the silicon rich silicon nitride. 
48% HF 
Etch Rote (l/rnin) 
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lO( I 
50 I 
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x 9oooc 
0 1ooooc 
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1:lO 1:5 1:2 1:l 
SiH4 : NH3 Ratio 
Fig. 26. Etch rate of silicon nitide in 48% HF vs. SiH4:NH3 ratio carrier gas Hz. 
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The etch rate of the silicon nitride films grown in nitrogen is plotted as a function 
of the growth temperature as shown in Fig. 9. In general, the etch rate increases 
with decreasing growth temperature. However, the change of the etch rate of the 
films grown above 800°C is much smaller than’that grown below SOO’C. 
2.2.2 Silicon Oxynitride 
The etch rate of silicon oxynitride in 7:l buffered HF solution* was investigated as 
a function of substrate temperature and the oxygen flowrate during film growth. 
Figure 27 shows the etch rate vs. inverted temperature plot. This curve is quite 
similar to the etch rate curve in Fig. 9 for silicon nitride in 48% HF. The high 
temperature films etched slower, primarily due to higher density, than the low 
temperature films. The etch rate increase from 1000°C to SOO’C is slower than 
from SOO’C to 700°C which indicates that the film density change is more drastic 
in the temperature range of 700°C to 800°C than from SOO’C to 1000°C. 
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Fig. 27. Etch rate oi silicon mynitride in 7:l buffered HF solution (7 parts 42% NH4F 
and 1 part 50% HFJ VS. temperahue. 
*7:1 buffered HF solution (7 parts 42% NH4F and 1 part 500/o HF). 
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The change of the etch rate as a function of oxygen flowrate during film growth is 
shown in Fig. 28. In this case the major change in films is the oxide content. 
The etch rate of the pure pyrolytic Si02 grown under the same conditions (85OOC 
and -3OOO&min) is about 2 orders of magnitude greater than the pure nitride. The 
silicon oxynitride which is more or less a mixture of oxide and nitride should 
have its etch rate increasing with increasing oxide content (or oxygen flowrate 
during growth). Figure 28 shows indeed that the etch rate increases rapidly with a 
small increase of oxide at the low oxide region. Then the rate of increase grad- 
ually reduced. When the films contain mostly oxide (at 3 ml/min 02), the etch 
rate approaches its peak. 
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Fig. 28. Etch rate of silicon oxynitiide in 7:l buffered HF solution (7 parts 42% NH4F and 1 part 50% HF) 
vs. o2 flowrate. 
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2.3 ELECTRICAL MEASUREMENTS 
Most electrical measurements on the silicon nitride films were obtained from 
metal-insulator-silicon (MIS) capacitors formed by evaporating circular aluminum 
electrodes (20 mil diameter) onto the deposited films. These devices have the ob- 
vious advantages of very simple fabrication and ease of measurement. In.addition. 
a number of important interfacial and bulk film properties can be determined from 
this simple structure. If the film thickness is known, the dielectric constant and 
electric field strength are easily measured. Electronic conduction may be mea- 
sured over a wide range of field strength and current density. A most important 
property is the sign and magnitude of surface charge at the insulator-silicon in- 
terface, which may be determined from a measurement of small-signal capaci- 
tance vs. dc bias (C-V measurement). (495) A good passivation insulator will 
produce a low surface charge when applied to the semiconductor of interest (sili- 
con in the case of this study), and this surface charge will be stable during the 
operating life of the fabricated device. The stability of MIS devices is measured 
simply by comparing C-V traces before and after various stress treatments such 
as: electric field combined with elevated temperature, high field at room-tempera- 
ture, or high temperature annealing in various ambients. 
Figure 29 schematically shows typical C-V traces on n-type silicon and defines 
several symbols used in this report. A frequency in the range of 10 - 100 KHz is 
normally used for this measurement. 
2 
The insulator capacitance is CI (farads/ 
cm ) , and this determines the maximum capacitance, occurring when the silicon 
surface is in accumulation (electron density greater than bulk density). As metal 
bias is swept in a negative direction, the silicon surface is depleted, and the 
series capacitance of the depletion layer causes a decrease in the overall capaci- 
tance , At more negative bias an inversion layer forms, and capacitance 
saturates at a minimum level. The flat-band capacitance C is easily calcu- 
lated(4) 
FE 
for any known CI and silicon impurity concentration, and occurs when 
there is no energy-band bending in the silicon at the insulator-silicon interface. 
Flat-band bias VFB is the measured bias for this condition, and surface charge 
NFB is defined in Fig. 29 (having units of electronic charges/cm2). The flat-band 
bias VFB will be zero if there is no charge in interface states or insulator space 
charge. Positive charge in the insulator or surface states induces a negative sur- 
face charge in the silicon at zero bias, and VFB will be negative. In the absence 
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of active surface states, N 
FB is equal to the zero-bias Si surface charge in sign 
and magnitude. With surface states present, a portion of VFB causes a charging 
(or discharging) of the states, and NFB is somewhat larger than the zero-bias Si 
surface charge. 
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Fig. 29. Schematic MIS capacitance-voltage traces (on n-Si) defining terms used in describing such 
measuremen@. Note in this example that Vm and Nm values are negative while L\v, and 
ANFB are positive. 
2.3.1 Surface Charge 
A large number of measurements have been made to determine the effects of depo- 
sition parameters on flat-band surface charge, N FB. The deposition parameters 
studied were: carrier gas (H2, He, N2, Ar), silane:ammonia ratio, deposition 
temperature, and surface preparation (including formation of Si02 prior to Si3N4). 
In general, NFB shows no strong dependence on the thickness of a nitride film 
(v FB 
is thus proportional to thickness) or on the silicon doping type or resistivity. 
Cleaning of the silicon surface before deposition is not critical, since samples 
without special cleaning gave the same N FB 
as samples which had an in situ HCl 
vapor etch before silicon nitride deposition. The only surface treatment giving a 
clear reduction in N FB 
was the formation of a thin Si02 layer before nitride depo- 
sition, and this will be discussed in detail later. 
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When pyrolytic silicon nitride is deposited on bare silicon a negative NFB is found 
with a magnitude in the range of 1 to 6 x 1012/cm2. This is the same sign but an 
order of magnitude larger NFB than found with thermal Si02 on Si. The depend- 
ence of N FB 
on carrier gas, deposition temperature, and silane:ammonia ratio is 
shown by data in Table 1. These films were deposited on n-type silicon of l-2 ohm 
cm resistivity . Film thicknesses cover a wide range because of the range of depo- 
sition rates, but most are between 1000 2 and 10,000 61. The wafers with H2 car- 
rier gas films were baked in H2 at 12OO’C before deposition. This was found to 
have no significant effect and was omitted in other rtms, which had only a HF- 
HNO2-HF rinse sequence before furnace loading and deposition. Films deposited 
TABLE 1. Effects of Carrier Gas, Temperature, and Silane:Pmmonio Ratio on NFR for 
Si3N4 Deposited on Bare Silicon. 
Carrier 
Gas 
H2 
Temp 
(OC) 
800 
I 
870 
900 
I 
1000 
I 
800 
I 
900 
-NFB 
.- 
SiH4:NH3 
Ratio 
Wafer 
NO. 
4160 
4161 
4165 
4163 
4050 
4166 
4167 
4168 
4169 
4170 
4171 
4172 
4173 
4280 
4281 
4282 
4283 
4284 
4285 
4286 
4287 
4288 
4290 
4291 
4292 
4311 
4293 
4294 
429.5 
4296 
4297 
4298 
4344 
4345 
4346 
4347 
4348 
He 
N2 
Ar 
1000 
700 
I 
800 
I 
900 
1000 
I 
600 
700 
800 
900 
1:l 
1:2 
1:5 
':I0 
1:40 
1:l 
1:2 
1:s 
1:lO 
1:l 
1:2 
1:5 
1:lO 
1:1 
1:5 
1:lO 
1:20 
1:l 
1:5 
1:lO 
1:20 
1:5 
1:lO 
1:lO 
I:5 
1:lO 
1:20 
1:lO 
I:20 
':I 
1:lO 
1:20 
I:10 
(lo’2/cnl~ 
3.3 
3.4 
3.8 
3.7 
2.3 
2.7 
2.8 
3.1 
2.8 
4.8 
5.4 
5.1 
5.4 
1 .2-3.0 
2.9 
3.5 
3.5 
2.3 
1 .7 
I .a 
1.5 
2.2 
6.6 
4.6 
3.9-5.0 
2.9 
3.7 
2.2 
1.4 
2.7 
2.0 
0.8 
3.0 
6.8 
2.8 
2.2 
2.1 
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in H 
2 
and He were measured at 10 KHz, and those deposited in N 2 
and Ar were 
measured at 100 KHz. The results with each carrier gas csn be summarized as 
follows: The data for hydrogen carrier gas are also plotted in Fig. 30. It is seen 
that NFB with H2 carrier depends on the deposition temperature, but shows very 
little dependence on the SiH4:NH3 ratio. The optimum temperature for minimum 
+FB 
0 
is near 900 C, but -NFB is always above 2 x 1012/cm2. With He carrier 
we again see no strong dependence of N FB 
on SiH4 :NH3 ratio. The temperature 
dependence again indicates 900°C as an optimum temperature. The NFB with 
900°C films is about one-half as large as the NFB with H2 carrier at 9OO’C. The 
1000°C data with He is limited because of an impractical deposition rate (< 50 611 
min) . With N2 carrier, -NFB decreases gradually as deposition temperature in- 
creases at a given SiH4:NH3 ratio. Also, for a given temperature, -NFB generally 
decreases with increasing ammonia fraction. The -NFB = 0 8 x 1012/cm2 ob- . 
tained with SiH4:NH3 = 1:20 at 1000°C is the lowest surface charge observed with 
nitride on bare silicon. With argon carrier, -NFB decreases slowly with increas- 
ing temperature. The dependence on SiH4:NH3 ratio was not investigated. The 
700°C film data is anomalous since a broad C-V transition (fast states) was ob- 
served in addition to the high N 
FB’ 
0 800°C FILMS 
0 900°C FILMS 
x 1000°C FILMS 
SiH4 : NH3 RATIO 
Fig. 30. NFB VS. silane:armnonia ratio for pyrolytic silicon nitride films deposited on silicon in % 
carrier gas. Measurement frequency is 10 KHz. 
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It was found that NFB can be reduced if a thin layer of Si02 is formed on the Si 
before Si3N4 deposition. This also improves stability, which will be discussed 
in the next section. A number of experiments have been done with nitride-over- 
oxide structures to determine reproducibility of charge levels, influence of car- 
rier gas, and dependence on oxide thickness. Table 2 gives the results of such 
sn experiment comparing oxidized to non-oxidized wafers. Wafers of n-Si with 
and without a 450 2 thermal oxide were coated with pyrolytic silicon nitride in 
four runs under the same deposition conditions (He carrier, SiH4:NH3 = l:lO, 
9OO’C). In some cases the oxide was stripped from half of a wafer before depo- 
sition. This resulted in NFB as large as, or larger than, deposition on bare Si 
without any precleaning. Table 2 shows that deposition on oxide gives a repro- 
ducible, low NFB whereas deposition on bare Si gives a large scatter in N FB 
with values 2 to 6 times as large as the nitride-over-oxide case. A comparison 
of carrier gases for deposition over a 520 g thermal oxide is shown in Table 3. 
All depositions were at 900°C with a SiH4:NH3 ratio of 1:lO. These wafers were 
p-type Si (7 ohm cm), and the NFB range over one wafer is shown in each case. 
Note that He carrier gave the lowest NFB and H2 the highest (the difference being 
within a factor of two). In all cases NFB is improved over the value without SiO 2 
TABLE 2. NFB from Several Runs with Nitride Deposited on Oxidized and Bare Silicon. 
Si02 
-NFB 
Deposition No. of Runs No. of Wafers CR (1012/cm2) 
He, 900°C,SiH4:NH3 = I:10 4 8 450 0.47 - 0.66 
He, 900°C,SiH4:NH3 = 1 :lO 4 10 none 1 .2 - 3.5 
TABLE 3. NFB of Nitride-Over-Oxide Structures for Various Carrier Gases. 
Wafer 
4322 
4323 
4324 
4325 
Oxide 
(A) 
520 
Nitride Carrier 
0’4 Gas 
1590 H2 
2980 He 
1640 N2 
1950 Ar 
-NFB 
(1012/cm2) 
1 .4 
0.7-0.8 
0.9-l .3 
0.8-I .I 
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Figure 31 shows the dependence of NFB on oxide thickness for metal-nitride-oxide- 
silicon (MOOS) structures with three different oxide preparation methods. The 
three methods were: in-situ thermal oxidation (02, 1000°C) immediately prior to 
nitride deposition, thermal oxidation in another furnace. (02, 1000°C), and in-situ 
pyrolytic deposition (SiH4 + 02, ‘75OOC). About 1000 2 of nitride was deposited in 
all cases (860°C, N2 carrier, SiH4:NH3 = 1:lO or 1:20). These data indicate that 
NFB 
has very little dependence on oxide thickness for thicknesses of 150 2 and 
greater. Of the three oxidation methods tested, in-situ thermal oxidation results 
in the lowest N FB’ 
Si-Ntype 
Si3N4 pyrolytic, -1000; 
C-Vat 100kHt 
, IN-SITU PYROLYTIC Si02 
0 100 200 300 400 500 
SiO2 THICKNESS (A) 
Fig. 31. Nm vs. oxide thickness for MOOS wafers with three methods of odde formation. 
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II 
2,3.2 Stability 
Stability of nitride and nitride-oxide films was investigated under applied field both 
at room-temperature and at elevated temperatures. Silicon nitride is very resist- 
ant to alkali ion motion, (16’ 17) but is subject to instabilities related to electron 
motion and trapping, In general, silicon nitride applied to bare silicon exhibits 
a “slow-state” type of instability. (18) This type of instability gives a AVFB with 
the same sign as the stress bias. At room-temperature this instability can cause 
a hysteresis in the C-V trace. It was found that a threshold field must be exceeded 
before this room-temperature drifting occurs. For a wide range of deposition 
conditions (those in Table 1) this threshold was in the range of 1 - 2 x lO%/cm. 
By depositing the nitride over a thin Si02 film, this threshold is raised to about 
4 x lO%/cm. 
The room-temperature drift behavior of a number of wafers is shown in Fig. 32. 
By increasing the C-V bias sweep limit in steps and noting VFB after each sweep, 
a plot of VFB vs. peak field was obtained. The MNOS wafers were prepared by 
deposition in four different carrier gases and show typical thresholds of -24 x 
lO%/cm. Note that both polarization type ( AV,, having opposite sign as stress 
bias) and slow-state type of shifts are observed, but that slow-state shifts pre- 
dominate at high fields. The MNS structure (4227, He carrier, 900°C, SiH4:NH3 = 
1:lO) shows only the slow-state shift and has a threshold of about Al.4 x lO%/cm. 
Bias-temperature stability measurements were performed on a variety of struc- 
tures under different bias, temperature, and contamination conditions. The mo- 
tion of sodium in pyrolytic silicon nitride was investigated by evaporating Na. 22 Cl 
(1013 Naf/cm2) onto a 5700 1 nitride film (H2 carrier, 850°C, SiH4:NH3 = 1:40). 
After evaporation of aluminum electrodes, 4 dots were given a sequence of +3OV, 
30 minute treatments at 200°C, 300°C, 400°C, and 5OO’C. VFB and NFB as a 
function of time for these and floating dots are shown in Fig. 33. Note that the 
shifts with 400°C and 500°C are in the opposite direction to that expected with 
sodium migration. After the 500°C treatment, the aluminum was etched off and 
an autoradiogram made. The absence of any images in the autoradiogram showed 
that the sodium never left the aluminum-nitride interface. 
is plotted for a phosphosilicate stabilized Si02 W-9 
For comparison, NFB 
sample (uncontaminated) under 
the same stress conditions. Ionic polarization at 400°C and 500°C are quite evi- 
dent. 
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8900 
A 
WAFER SiOP 
CAt;;ER +30- 
SIN 
l 4322 520A 1590A H2 
x 4323 520A 296OA He 
0 4324 520A 164OA N2 +20- 
A 4325 520A 1950A Ar 
o 4227 - 2500A He 
+10 
t 
-9 -8 -7 -6 -5 -4 -3 -2 ;l 
VF6(‘,dts) AFTER 
HIGH FIELD STRESS 
7 8 
PEAK FIELD 
(lo6 V/cm) 
Fig. 32. Room-temperature drift in MNS and MNOS devices. Vm is measured after sweeping C-V bias 
to a peak field. (Field = Bias/total thickness.) 
I 
PHOSPHOSlLJCATE(l6OOA) 
Si02 154OOA) r 
PYROLYTIC Si3N4 (SiH4+NH3+H2 ,850OC) 
5700% 
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ALUM 4039 ~10’3Nakm2(Na22C1) 
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,. 6SZcm N-Si 
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Fig. 33. VFB and NFB with bias-temperature stress sequence on Na 22 contaminated pyrolytic silicon 
nitride and uncontaminated phosphosilicate-Si02 samples. The phosphosilicate data refer 
only to the N FB scale. 
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It was found that the direction of shift AVFB, for a given stress bias at elevated 
temperature, depends on the presence of an oxide layer under the nitride. The 
proposed mechanism for instability in the metal-nitride-silicon and metal-nitride- 
oxide-silicon structures is illustrated in Fig. 34. With positive bias applied to 
the MNS structure, electrons injected from the silicon into the nitride are trapped 
and cause a positive C-V shift. In the MNOS structure the oxide blocks injection 
of electrons from the silicon (unless fields are extremely high). Electronic con- 
TRAPPED CHARGE INSTABILITY c-v 
STRUCTURE AFTER + B I AS ANFB TYPE HY STERESI S -- u-l -- 
M N S 
C 
POSITIVE SLOW-STATE 
if 
A 
V 
MNOS [-jjJ NEGATIVE POLARIZATION fj+v 
MN OS 
Fig. 34. Instability. mechanisms in MNS and MNOS s~ctures. 
duction can still occur in the nitride, however, and this causes a positive space- 
charge layer to develop near the nitride-oxide interface giving a negative C-V 
shift. The resulting polarization type of instability can be avoided only by form- 
ing a silicon nitride film of extremely high resistivity. Resistivity of silicon 
nitride will be discussed in a later section, The stability differences between 
MNS and MNOS structures are clearly shown in Fig. 35. Here, devices were 
stressed at 200°C for 30 minutes at various fields. Sample 4361 had about 150 2 
of in-situ thermal oxide (02, 1000°C). Both wafers had about 1000 2 of nitride 
(860°C, N2 carrier, SiH4:NH3 = 1:20). In this figure the electric displacement D 
is specified rather than the average field E for bias-temperature stress. This is 
more meaningful than average field since D is continuous at the nitride-oxide in- 
terface (assuming no conduction), with electric field in each insulator being given 
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tz 
STRESS-D, 200°C, 
30 MIN 
I 
4361 
-7 (MNOS) 
-10 =\ .- 
- 
-1 
-2 
Fig. 35. Bias-temperature shift A Nm for MNS and MNOS devices YS. electric displacement 
D applied for 30 minutes at 2&C. 
by E =D/E. Taking the relative dielectric constants of Si02 and Si3N4 as 3.84 
and 7.6, respectively, D = 3.4 x 10 -7 coul/cm2 corresponds to a field of 1 x IO%/ 
cm in the Si02 and 0.505 x lO%/cm in the silicon nitride. Figure 35 shows that 
ONFB 
is a non-linear function of D, with both structures having a threshold, be- 
low which shifts are small. As expected from the above model, the MNS shifts 
are in the slow-state direction, whereas the MNOS shifts are the polarization type. 
The MNOS structure is clearly more stable than the MNS structure at all bias levels. 
Bias-temperature stability was measured for longer stress periods on a number 
of MNOS samples. Figure 36 gives V 
FB 
vs. time under 200°C, D = 23.4 x 10m7C/ 
cm stress for three methods of oxide formation. The oxide and nitride deposition 
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processes were previously given in the discussion of Fig. 31. The film thicknesses 
and stress-bias levels are given for each wafer in Fig. 36. The wafer with in-situ 
thermal oxide appears to be the most stable - shifting less than 0.2 volts after 
135 hrs . Samples with in-situ oxides up to 450 2 thick (see Fig. 31) were also 
tested and gave essentially the same stability as wafer 4361. The in-situ pyroly- 
tic oxide (wafer 4387) wafer had a slow-state shift in the first 0.5 hr suggesting 
an Si-Si02 interface inferior to a thermal Si02-Si interface. 
#4371 THERMAL Si02 (150A), PYROLYTIC Si3N4(640A) 
J===-S::::: 
E 
> +4387 IN-SITU PYROLYTIC Si02(210A), PYROLYTIC Si3N4(1030A) 
8-7.2V 
rt7.2v 
2 
+4361 IN-SITU THERMAL Si02 (150A), PYROLYTIC Si3N4(990A) I------ x P :+6.5V . !a e-6.5V 
‘t 
4\J < I .A....) 
I ..I,... I 
0 0.1 0.5 1.0 10 20 200 
HOURS OF BIAS-TEMPERATURE STRESS 
-7 
Fig. 36. Vm vs. time under bias-temperature stress (200°C, D =+3.4 x 10 C/cm) for MNOS samples 
with three methods of oxide formation. 
2.3.3 Dielectric Constant 
The dielectric constants of many films of pyrolytic silicon nitride have been deter- 
mined by making accurate thiclmess measurements and capacitance/cm2 measure- 
ment (in accumulated region of C-V curve). Since refractive indices were not 
known accurately, thickness measurements were made by the Tolansky (3) tech- 
nique after etching in step in the film. Sharp steps were obtained by etching in 
concentrated HF with a chromium and wax mask. It was found that the measured 
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dielectric constants were independent of film thickness and showed no frequency 
dependence over the range 100 Hz to 1 MHz. Uncertainties in film thickness, 
electrode area, and capacitance indicated an absolute error of generally less than 
3% in Cr. Figure 37 shows cr vs. SiH4:NH3 ratio for films deposited in H2 car- 
rier gas. Note that er has very little dependence on either the deposition tempera- 
ture or the SiH4:NH3 ratio. A value of cr = 7.6 appears to be the best average 
value for high ammonia fractions. Table 4 gives cr ‘measurements for films de- 
posited in other carrier gases. The conclusion is that the dielectric constant is 
not sensitive to the carrier gas used. As a check on the measurement method the 
dielectric constant of thermal Si02 was determined and agrees with the standard 
value. 
0 800°C FILMS 
0 900°C FILMS 
x 1000°C FILMS 
I 
,- 
,- 
I- 
1 I I I 
1:lO 1:5 1:2 1:l 
SiH4 : NH3 RATIO 
Fig. 37. Dielectric constant VS. silane:ammonia ratio for pyrolytic silicon nitide films 
deposited in Hz carrier. &cl, data point represents an individual wafer. 
Measurements were at 2S°C and 10 KHz. 
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TABLE 4. Relative Dielectric Constants of Pyrolytic Silicon Nitride Films. 
Wafer 
Depos. Temp. 
( OC) Carrier SiH4:NH3 
4195 
4243 
4260 
4311 
4295 
4346 
4347 
4348 
4149 (Si02) 
900 
900 
900 
800 
900 
800 
900 
1000 
He 
He 
He 
N2 
N2 
Ar 
Ar 
-5 
r 
1:lO 
1:lO 
1:lO 
1:lO 
1:20 
1:lO 
1:lO 
1:lO 
7.4 
7.3 
7.4 
7.7 
7.5 
7.6 
7.6 
7.6 
3.86 
2.3.4 Electronic Conduction 
At high fields (E > IO’V/cm) electronic leakage currents are observed in MNS 
structures at room temperature. These currents are characterized as being very 
reproducible between devices on a given wafer, being symmetrical with respect 
to polarity of dc bias, showing no decay with time, and having a very non-ohmic 
I-V characteristic. In fields normally experienced by passivation layers, these 
currents are negligible compared to junction leakage levels. However, as shown 
in the previous section on stability, electronic leakage in silicon nitride can cause 
space-charge build-up in the film and instability of N 
FB’ 
It is thus important that 
electronic leakage be minimized. A typical measurement on a rather thick film of 
pyrolytic silicon nitride is shown in the log I vs. log V plot of Fig. 38. Note that 
current changes by seven orders of magnitude for less than a factor-of-three 
change in bias, The log I vs. log V behavior appears to be roughly linear down to 
extremely low currents. Because of the limited range of V, however, good linear- 
ity is also obtained if one plots log I vs. V . I-V measurements were made on 
a number of wafers with variations in nitride deposition. With identical deposi- 
tion conditions, films of varied thickness gave coincident curves if log I vs. E l/2 
was plotted. The currents are thus field controlled rather than voltage controlled. 
LogIvs. E l/2 plots generally had the same slope, but were shifted along the 
El/2 axis by variations in the deposition process. This is illustrated in Fig. 39 
for films deposited in H2 carrier gas at 900°C with various SiH4 :NH3 ratios. Note 
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that changing the ratio from 1:l to 1:lO causes the field required for any given 
current level to increase by about a factor of five. Increasing the ammonia frac- 
tion beyond the 1:lO ratio causes very little additional shifting of the characteris- 
tic. The theoretical slopes shown in Fig. 39 will be discussed later. Additional 
measurements showed that the leakage is not strongly influenced by deposition 
temperature. 
IO-’ SAMPLE 4195 
PYROLYTIC SILICON NITRIDE 
(900°C. He CARRIER, SiH4:NH3= l:lO) 
THICKNESS = 9100A 
‘O-” ELECTRODE AREA = 2.1 I IO-‘cm2 
NEGATIVE ELECTRODE BIAS 
T=25’C 
10-g 
,o-l.LJ 
300 460 560 660 760 id0 960 1000 
BIAS (volt5 ) 
Fig. 38. Typical I-V data for a pyrolytic silicon nibide film. 
E (106VICM) 
10-3 
: THEORETICAL SLOPES 
A SCHOTTKY 
10-9 t-_ ; -. -d 
0 ; 3 
E”’ ( 103V”Z/CM”2 ) 
Fig. 39. Electronic leakage in pyrolytic silicon nitride films deposited at 
900°C with Hz carrier gas. Measurements are at 25’C, and the 
silane:ammonia ratios are given in parenthesis on each curve. 
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Four films deposited at 900°C with He carrier gas and varied SiH4:NH3 ratios were 
measured. Although the log I vs. E l/2 slopes were similar to those observed with 
H2 carrier gas, the effect of varying SiH4:NH3 was surprisingly small. Table 5 
gives the field for current densities of 10s6 amp/cm2 as a function of SiH4:NH3. 
Note that the dependence on SiH4. *NH3 is much weaker than shown in Fig. 39 and, 
in fact, goes in the opposite direction. 
TABLE 5. Effect of SiH4:NH3 on Electronic Conduction of Nittide Films Deposited at 
900°C in He Carrier. 
Wafer 
4284 
4285 
4284 
4287 
SiH4:NH3 
1:l 
1:5 
1:lO 
1:20 
Field for I/A = 1 Ow6 A/cm2 
(1 0%/c,) 
+5.6 - 
+5.3 - 
+5.0 
+4.7 
A linear relation between log I and E l/2 suggests a Schottky barrier injection from 
the electrodes as the conduction mechanism. However, the symmetry with bias 
polarity and the slope of log I vs. E l/2 curves indicate that this is not the mech- 
anism. The Schottky equation for emission into an insulating film is 
I/A = AT2 exp & SE 
l/2 I) 1 4nr -cp 
where A is the Richardson constant, rp is the interfacial barrier height, and E 
is the optical dielectric constant of the insulator. The slope of this function (log 
I/Avs. E l/2 ) is shown in Fig. 39 for T = 300’K and 6 = 4 co. This optical dielec- 
tric constant of 4 is obtained by squaring the refractive index. Note that the ex- 
perimental curves have a considerably higher slope than predicted by the Schottky 
equation. A more probable conduction mechanism is the emission of carriers 
from traps in the bulk of the film (Frenkel-Poole (20) model). This model leads to 
the equation 
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I/A = oo E exp CT [: ($)Y2 -f] 
where a 0 is a constant, cp is the trap energy level measured from the conduction 
band, E is the optical dielectric constant, and r is a variable ranging from 1 to 
2 depending on the Fermi level in the insulator being below or above the trap level, 
respectively. Although E appears in front of the exponential in this equation, its 
limited range of variation permits an approximately linear dependence of log I/A 
on E1’2. Note that with r = 2 the slope of log I/A vs. E 1’2 will be the same as 
given by the Schottky equation. With r = 1 th e slope will be twice the Schottky 
slope. The theoretical Frenkel-Poole slope for r = 1, T = 300°K, F = 4~~ is shown 
in Fig. 39 and is a fairly good fit to the experimental curves. 
2.3.5 Electrical Measurements on Silicon Oxynitride 
As mentioned in other sections of this report, oxygen may be added to the pyrolytic 
reaction to produce silicon oxide-silicon nitride mixtures having higher etch rates 
than pure nitride but still acting as a barrier to high temperature steam. A limited 
number of electrical measurements have been made on such films and are sum- 
marized in Table 6. The effect of film deposition temperature and the effect of an 
underlying thermal oxide were examined. N2 carrier gas was used in all cases, 
and the SiH4:NH3:02 ratios are given in Table 6. By comparing these data with 
earlier data for pure silicon nitride, the following conclusions were reached: The 
dielectric constants for the mixtures are between those of Si02 and Si3N4, as ex- 
pected. Room-temperature drift thresholds are well above those of pure nitride 
(l-2 x l.O%/cm), except for one anomalous wafer. When applied to bare silicon, 
N 
FB 
levels for the mixtures are not significantly lower than found with pure nitride. 
As found with pure nitride, a thin (150 hl) underlying thermal oxide significantly 
reduces N FB 
and improves bias-temperature stability. The AN FB 
shifts are 
comparable to those observed with pure nitride. 
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TABLE 6. Electrical Measurements on Nitride-Oxide Mixtures 
Wafer No. 4389 
Thermal oxide 
Nitride-Oxide Deposition Temp( “C) 
SiH4:NH3:02 
Dielectric constant 
Rm-temp . drift threshold (1 O%/cm) 
-NFB before anneal (10 
11 2 
/cm I1 
-NFB after 300°C, N2,30m (10 /cm2) 
A NFB’ 
+ bias, * 200°C, 30 m (10”/cm2) 
A NFB’ 
+ bias,* 200°C, 20 h (101’/cm2) 
ANFB, - bias,* 200°C, 30 m (10”/cm2) 
A NFB’ 
- bias,* 200°C, 20 h (101’/cm2) 
none 
850 
1:lO:l 
6-7 
24 
18 
-0.3 
-1 .8 
4390 4393 4394 4395 4396 ~---- 
15OA none none none none 
850 700 800 900 1000 
1:20:1 1:20:0.5 
4.8 5.5 5.2 6.1 
5 3.1 1 .6 4.5 4.0 
6.5 16 19 13 18 
5.7 
-0.2 
-0.6 
-0.6 
-1 .l 
*Bias gives D = +3.4 x 10m7 Couf/cm2. 
3.0 DIFFUSION MASKING EFFECT 
The diffusion masking effect of the pyrolytic silicon nitride for common dopants in 
silicon has been investigated previously and has been reported in literature. (21) 
Later, this study was extended to the aluminum diffusion into silicon and zinc dif- 
fusion into gallium arsenide. It is well known that silicon dioxide fails to mask 
oxygen, gallium, aluminum and zinc diffusion at elevated temperature. On the 
other hand, the pyrolytic silicon nitride masks all those elements. Figures 40-42 
show the beveled and junction delineated silicon which have been partly masked 
with silicon nitride and diffused by oxygen, gallium and aluminum respectively. 
Figure 43 shows the beveled and junction delineated gallium arsenide which has 
been partly masked by silicon nitride and diffused with zinc. Note in all diffusions, 
the silicon nitride effectively resisted diffusant penetration. The silicon nitride 
thiclmess , the diffusion temperature and time, the surface concentration (Co) of 
diffusant and the junction depth (xj) measured in the unmasked regions were shown 
in Table 7. In many cases, a very thin film of silicon nitride masks dopant diffu- 
sion. 
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Fig. 40. Silicon nitride mask for steam oxidation. 
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Fig. 41. Silicon nitride mask for Ga diffusion. 
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Fig. 42. Silicon nitride mask for Al diffusion. 
Fig. 43. Silicon nitride mask for Zn diffusion 
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TABLE 7. Silicon Nitride as a Diffusion Mask for Various Dopant Elements. 
Diffusant Temp (‘C)/Time (min) co(cm-3) xi du) Mask Thick. (8) 
B 1108/60 5 x 1020 2 -78 - 350 
P 1050/67 1 x 1021 1 .77 - 350 
AS 1108/149 1.8~10~~ 1.9 - 350 
Go 1108/l46 2.1 x 1o19 2.78 - 350 
Further investigation was made to determine the minimum film thickness required 
to mask the diffusion of the most common dopants (B, P, As and Ga) for silicon. 
About 1000 2 of silicon nitride was deposited on 0.1 ohm-cm both N- and P-type 
silicon wafers. The nitride films were etched to various thickness steps, 200, 
350, 500, 700 and 1000 61. The diffusion conditions and the resulting surface con- 
centrations and junction depth in unmasked regions are shown in Table 8. The 
results confirmed previous report, (15) i e . . , only a very thin layer of silicon 
nitride is required to mask the diffusion of all the dopants. 
TABLE 8. Minimum Silicon Nitride Thickness for Masking Common Dopant Diffusion for Silicon. 
Substmte 
Si 
Si 
Si 
Si 
Si 
Si 
Ge 
GaAs 
Si3N4 
Diffusion 
Temp (OC)/rime (min) 
Thickness 
A 
Diffusant Deposit Drive-in 
900 Al 
1200 B 
1200 P 
150 AS 
250 Ga 
250 0 
250 Go 
600 Zn 
1108/120 
1200/30 
1100/20 
1200/l 20 
1100/90 
1150/20 
800/l 20 
850/l 20 
xi b) 
w/out 
mask 
6.5 
2.07 
1 .8 
1.44 
3.2 
0.5 
0.92 
8.0 
C 
(oto~s,cc) 
w/out 
mask 
980/30 
llOO/lO 
75Ofl6 hrs 
1.4x10 
19 
7x 10 
19 
1 x 1021 
1 .4 x 1?3020 
4x10 
19 
1 x10 
19 
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3.1 PHOTO-ETCH TECHNIQUES 
In applying silicon nitride to integrated circuits on devices for masking dopant 
diffusion and/or for surface passivation, the pyrolytically deposited silicon nitride 
films must be photo-etched without great difficulties. Earlier attempts (15) using 
the reverse sputtering technique showed encouraging results. Windows of about 
0.1- 0.2 mil dimensions have been successfully opened with the help of ordinary 
photoresist as mask. The apparatus used for hot H3P04 etch of silicon nitride is 
shown in Fig. 44. 
Fig. 44. App-tus for hot H3P04 etch of silicon nitride. 
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Because the etch rate of pyrolytic silicon nitride in 48% HF is very low (- 100 8 
mine’), conventional photoresists are unable to stand prolonged etch. Since many 
metals are not attacked by 48% HF, yet can be photoengraved with convention 
photoresists, metal masks were tried for photoengraving silicon nitride films. 
Both chromium and molybdenum films have been successfully used as a mask for 
silicon nitride etch. The metal film about 1000-1500 2 can be deposited onto the 
nitride by evaporation, sputtering or pyrolytic chemical deposition. By using 
conventional photolithographic methods, windows are opened in the metal film. 
Chemicals for etching metal masks are potassium ferrocyanide solution for 
chromium, and nitric acid solution for molybdenum. Then the windows in silicon 
nitride are etched out with 48% HF. Finally, the metal film is removed. Figure 
45 shows windows that have been opened in silicon nitride with a chromium mask 
(- 1200 1? Cr). The definition in both 500 61 (Fig. 45A) and 1330 2 (Fig. 45B) 
nitride films is sharp. 
n 
A 300% LI 
Fig. 45. Windows in silicon nitride opened with Cr mask. Film thicknw = A. 500 2, B. 1330 2. 
There are some shortcomings with metal masks. Poor adhesion of metal films on 
nitride is often observed when the nitride has not been cleaned adequately prior to 
metal deposition. Also pinholes were sometimes found in the metal films. Any 
residual metal on the nitride surface resulting from inadequate removal and clean- 
ing may have an adverse effect in subsequent processing. 
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Recently, a phosphoric acid (H3P04) etch of silicon nitride was proposed by 
VsnGelder and Houser. (2) At 180°C, the acid (-91% vol. ) etches pyrolytic silicon 
nitride at about the same rate as 48% HF at room temperature (- 100 6: min-l). 
However, it does not etch silicon dioxide appreciably. Therefore, silicon dioxide 
can be used as mask for nitride etch. In reality, many difficulties have been ex- 
perienced. Generally silicon nitride is deposited on an oxidized silicon substrate 
followed by a deposition of pyrolytic oxide as mask; thus, a three layer ON0 
(oxide-nitride-oxide) film is formed. In photoetching pyrolytic oxide in the win- 
dows with buffered HF, it is found that the etch time required is much longer than 
that for etching a blank wafer which has no photoresist. Because of the refractive 
index difference of the ONO-layers, it is extremely difficult to determine when 
the pyrolytic oxide is etched off completely. Before further etching of the silicon 
nitride in the windows in hot H3P0 4 , 
the photoresist must be removed. It is often 
found that the time required to etch through the silicon nitride is also much longer 
than expected. This is apparently due to the presence of a thin residue of pyroly- 
tic oxide in the windows. It is also difficult to judge whether the silicon nitride 
has been etched through. 
Most difficulties could be due to the presence of photoresist residue in the windows, 
etch rate variation with window size, and the peculiar etching behavior of pyrolytic 
oxide deposited on nitride and the nitride deposited on thermal oxide which has gone 
through dopant diffusions. These problems are yet to be answered. 
In spite of the difficulties in photoetch, many samples have been successfully photo- 
etched in hot H3P0 4 . The etched pattern is shown in Fig. 46. Note the sharp 
definition. Thus basically, the technique is sound and very attractive for inte- 
grated circuit applications. 
3.2 SILICON NITRIDE PASSIVATED DIODES AND INTEGRATED CIRCUITS 
Although the electrical properties of the silicon nitride-silicon interface have been 
investigated by the capacitance measurement on the MNS samples, the passivation 
property of silicon nitride on silicon should be ultimately tested on devices and in- 
tegrated circuits. For this purpose diodes and integrated circuits were fabricated. 
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Fig. 46. Photoetched silicon nitride-silicon dioxide two layer film by using hot H3P04 with pyrolytic 
oxide as a mask. Magnification 170X 
3.2.1 Silicon Nitride and Oxide Passivated Diodes 
Composite layers of silicon nitride and silicon dioxide have been used as junction 
diffusion masks and as a surface passivation dielectric. The substrates were N- 
type silicon of about 1 n-cm. Thin layers of silicon dioxide ranging from 150- 
450 2 were grown by oxidation in dry oxygen. This was followed by the deposition 
of a layer (- 1000 8) of silicon nitride. Over the silicon nitride, a 2000 2 pyroly- 
tic oxide was deposited to provide an etching mask for the silicon nitride. Win- 
dows were opened through the pyrolytic oxide by the conventional photoetch method. 
After the photoresist was removed, the wafers were etched in hot H3P04 to open 
windows in the silicon nitride film. Finally the windows were etched all the way 
down the substrate silicon with a buffered HF solution. The boron diffusion con- 
sisted of deposition at 105O’C for 50 minutes and drive-in at llOO°C for 35 min- 
utes. The reverse bias breakdown voltage and the leakage current of the diodes 
were measured on a curve tracer. A 60 volt breakdown voltage with leakage cur- 
rents less than l@ was obtained. Figure 47 shows the typical I-V curve of the 
Si3N4-Si02 passivated diodes. 
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Fig. 47. Reverse bias breakdown of back to back diodes passivated with Si O2 (200 b: )+ Si3 N4 (950 2 ) 
which was also used for masking B diffusion, 10SO°C/ 60 min deposition plus llOS°C/ 35’min 
drive in. Scales = Horizontal 1 division = 20 volts; vertical 1 division = 0.01 ma. 
3.3.2 Silicon Nitride and Oxide Passivated Integrated Circuits 
Since the main objective of this work is to test the passivation properties of silicon 
nitride and oxide against the contaminants such as sodium and moisture which 
often cause serious degradation in the electrical parameters of the devices in 
silicon integrated circuits, the detailed nature of the integrated circuit itself is 
of secondary interest. Several IBM standard integrated circuit wafers have been 
processed. The integrated circuit used in this investigation was designed, de- 
veloped and funded by IBM. 
The integrated circuits have three resistors and one large and two small transis- 
tors . The large transistor consists of 12 transistors which are connected in 
parallel to form a common base, collector and emitter configuration. The ter- 
minals of the resistors and the transistors are brought out to separate pads so 
that the electrical properties of the individual components may be characterized. 
The circuit diagram and the top view of the IC chip are shown in Figs. 48 and 49 
respectively. 
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Fig. 48. circuit diagram. 
N 
RC f-73 3 4 
Fig. 49. Top view of the circuit chip. Magnification 120X 
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The IC wafers are fabricated by the planar multiple diffusion technology. A layer 
of n-type epitaxy is grown over the P- type silicon substrates. The individual 
components to be fabricated are isolated electrically by a P-type (boron) diffusion. 
A second boron diffusion is then performed to form the resistors and the base of 
the transistors. The n-type (phosphorous) diffusion is subsequently performed to 
form the emitters of the transistors. It is followed by the deposition of a 1000 2 
film of silicon nitride and then a layer of pyrolytic oxide -3000 61 over the entire 
wafer. Contact holes were then opened by using the photoetch processes described 
in Section 3.2. The wafers were then aluminized, alloyed, and photoetched to 
provide interconnections. Finally, the wafers were diced and mounted on la-pin 
TO-5 headers. Gold wires of 0.5 mil diameter were attached to the aluminum 
pads (on chips) and the pins. 
During testing, it was found that most circuits and transistors were opendue to 
the broken gold wires at the aluminum pads. Additional gold wires were then at- 
tached. To prevent the breaking of the gold wire contact during handling, a metal 
cap was loosely placed on each header. About 300 61 of sodium chloride was 
evaporated onto a number of mounted chips before the caps were placed on the 
headers. 
The transistors were tested at 175OC. The cut-off conditionswere collector to base 
bias, VCB = 8 volts and emitter to base bias, VEB = 4 volts with isolation at base 
potential. Periodic readouts of the following parameters were made using the 
Fairchild 4000 M/1620 Tester: 
H FE @ VCB = 0.0, IE = 0.001, 0.01, 0.1 ma 
BVCBO @ lOpa and ICBO @ several voltages <BV 
BVEBO @ lOpa and IEBO @ several voltages <BV 
BV CEO@lmamdlCEO @ several voltages <BV 
BVISO @ l%a and IIso @ several voltages <BV 
where H FE is the current gain; BV is the breakdown voltage; BVCBO, BVEBO, 
BV CEO 
and BV 
IS0 
are the breakdown voltages at the collector to base, emitter to 
base, collector to emitter, and the isolation junction, respectively ; and IE, ICBO, 
‘EBO’ ‘CEO and I IS0 
are the measured currents of emitter, collector to base, 
emitter to base, emitter to collector and isolation junction, respectively. 
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Initial measurements showed substantial chip to chip variation in HFE, VCBO and 
VIso. (The heating steps for the deposition of silicon nitride and pyrolytic oxide, 
as nitride etch mask are at least partly responsible for the chip to chip variations 
in initial measurements. ) The devices are not designed to take additional heating 
steps for nitride and oxide depositions. Those additional steps caused junction 
movement as evidenced in low BVISO and high HFE. 
The results on thermal and electrical stress tests are listed in Tables 9-12. 
TABLE 9. The HFE Changes in Silicon Nitride Passivated Circuit Transistors. 
HFE@IE=lOOpa, VCB =O 
TX i=O 
1-l 58.0 
l-2 35.2 
1-3 49.9 
3-l 31 .3 
3-2 40.2 
3-3 106.5 
4-l 32.2 
4-2 31 .6 
4-3 25.9 
5-1 31 .2 
5-2 33.6 
5-3 43.1 
6-1 114.6 
6-2 21.0 
6-3 41 .4 
7-l 34.1 
7-2 32.1 
7-3 28.0 
8-l 92.0 
8-2 66.2 
8-3 12.4 
t=96 t=190 t=285 t=375 t=666 
-- -- 
21.9 22.4 22.7 34.62 
38.1 38.6 35.5 35.3 34.54 
18.4 18.9 19.2 19.2 17.52 
32.1 31.6 31.9 31.7 58.8 
37.6 35.6 35.0 34.4 33.2 
96.4 35.6 30.6 29.7 23.1 
31.6 30.9 30.6 30.1 29.1 
32.5 32.7 33.1 33.2 27.5 
26.4 26.3 26.2 26.2 15.1 
29.7 - 30.4 30.3 - 
34.2 34.5 35.0 34.5 28.8 
45.5 44.4 43.9 43.0 - 
27.4 37.5 28.8 24.2 - 
16.8 16.1 15.9 16.7 26.8 
43.8 - 39.0 44.2 40.9 
29.4 29.1 28.5 38.4 31.2 
14.7 14.5 15.4 22.9 26.6 
20.6 19.5 19.5 19.7 24.9 
87.3 49.0 51.2 51.8 45.3 
62.4 46.8 43.5 27.3 30.8 
20.7 18.9 46.1 30.1 - 
A,HFE 
-36.1 
+3.4 
-32.38 
.- - 
t 
max 
190 
190 
666 
+27.5 
- 7.0 
-83.4 
666 
666 
666 
- 3.1 
- 4.1 
-10.8 
666 
666 
666 
- 1.5 96 
- 4.8 666 
+ 2.4 96 
-90.4 
+ 5.8 
+ 2.8 
375 
666 
375 
- 5.6 285 
-17.6 190 
- 8.5 190&285 
-46.7 666 
-38.9 375 
+33.7 285 
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TABLE 10. The BVCEo Changes in Silicon Nitride Passivated Circuit Transistors. 
TX 
l-l 
l-2 
l-3 
3-1 
3-2 
3-3 
4-l 
4-2 
4-3 
5-l 
5-2 
5-3 
6-l 
6-2 
6-3 
7-1 
7-2 
7-3 
8-l 
8-2 
8-3 
BVCEO @ 1 ma (no entry = no change) 
t=o t= 96 t=190 t= 285 t = 375 t=666 
3.3 
3.6 
3.1 
6.3 
6.2 
5.5 6.2 6.7 
6.4 
6.4 
5.5 
4.8 
4.8 
4.2 
11.7 13.7 11 .8 14.6 
12.1 15.7 
6.2 
6.4 
6.5 
7.3 
5.6 5.9 
6.0 
6.7 
6.2 
6.4 
6.3 
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TABLE 11 . The BVEBO Changes in Silicon Nitride Passivated Circuit Transistors. 
TX 
TX 1-1 
l-2 
l-3 
TX 3-l 
3-2 
3-3 
TX 4-l 
4-2 
4-3 
TX 5-l 
5-2 
5-3 
TX 6-1 
6-2 
6-3 
TX 7-1 
7-2 
7-3 
TX 8-1 
8-2 
8-3 
no entry = ~100 mV change 
t-o t = 96 t=190 t = 285 t = 375 t = 666 
- - - - 
6.4 
6.4 
6.4 
6.4 
6.4 
6.2 
6.4 
6.4 
6.4 
(isoshort .) 6.4 
to collec- 6.4 
tor 6.4 
18.1 
18.1 
6.4 
5.2 1 .O 6.4 
5.2 1 .o 6.4 
5.4 1 .o 6.3 
6.4 
6.2 
6.4 
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TABLE 12. The BVtSo Changes in Silicon Nitride Passivated Circuit Tmnsistors. 
TX t=o 
l-1 24.1 
102 24.3 
l-3 24.2 
3-l 19.1 
3-2 19.0 
3-3 15.7 
4-l 26.4 
4-2 26.4 
4-3 26.3 
5-l 4.7 
5-2 4.9 
5-3 4.0 
6-l 25.8 
6-2 26.5 
6-3 26.4 
7-l 13.3 
7-2 13.5 
7-3 4.9 
8-1 26.2 
8-2 26.3 
8-3 19.9 
no entry = NO change 
t = 96 t=190 t = 285 t = 375 t = 666 
- - - - 
Lower than BVcBo so opened 
9.2 12.7 13.1 
8.0 11.9 13.0 
1 .2 4.5 4.8 
14.2 
*I’ IISO 
BVISO 
<20nA@ - 
2 
Chips 1, 3, 4 and 5 are not intentionally contaminated while the chips 6, ‘7 and 8 
have received a deposition of about 300 1 of sodium chloride. As mentioned above, 
No. 1 and 2 are single transistors while No. 3 is the large transistor. Table 9 
shows the changes in HFE at I E = lOOpa and V CB 
= 0. The HFE is measured at 
low emitter current level so that the surface recombination effect on HFE becomes 
predominant. Note that in some tests no HFE value was recorded, e.g., the 
transistor 1.1 at t = 96. This does not mean that the transistor went bad, but 
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rather that the computer relay has made poor contact and thus mis-printed the 
result. The testing hours are represented by t. Six readouts have been made 
at t = 0, 96, 190, 285, 375 and 666 hours. AH 
FE is the maximum change in 
HFE 
and t 
max 
represents the hours that the units have been stressed when the 
readouts are made. Note that the initial large variation from 12.4 on the unit 
8-3 to 114.6 on the unit 6-l. After being stressed for 666 hrs, the HFE variation 
has been reduced down to 15.1 on the unit 4-3, and to 58.8 on the unit 3-I. Note 
that the large transistors, which consist of 12 transistors, showed that their H 
FE 
has been more or less stabilized by the stressing. It is particularly interesting to note 
that the chips 6, 7 and 8 which have been contaminated by sodium chloride indi- 
cated little difference from the other chips. In fact, units 6-3 and 7-3 are among 
the best units. This clearly demonstrates that the silicon nitride has prevented 
sodium degradation of device characteristics. Large AH FE is mainly due to its 
initial unusually high value. The stressing has helped to bring their value to that 
comparable to other units. 
Tables 10, 11 and 12 show the changes in BVCEO, BVEBO and BVISO respectively. 
After 666 hrs stressing most transistors show no change. In some samples, the 
BVCEO values have increased slightly. The increase corresponds to the decrease 
in H 
FE 
values. 
4.0 CONCLUSION 
The method of preparing silicon nitride by the reaction of silane and ammonia has 
been extended to include nitrogen, helium and argon as carrier gases. Films 
grown in nitrogen and helium are superior to those grown in hydrogen or argon. 
The investigation was also extended to the growth of silicon oxynitride which has 
exhibited interesting mashing properties for high temperature steam oxidation. 
The properties of the silicon nitride which have been investigated include the re- 
fractive index, chemical etching, and electrical measurements. The electrical 
measurements on MNS (metal-nitride-silicon) and on MNOS (metal-nitride-oxide- 
silicon) samples revealed the information on flat band charge density, high tem- 
perature stability, dielectric constant and electronic leakage current. The MNOS 
samples exhibited reasonably low flat band charge density and excellent high- 
temperature and room-temperature stability. 
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Integrated circuits and diodes have been passivated with silicon nitride and the 
transistors have been tested under thermal and electrical stress. Little effect 
was found with intentional sodium chloride contamination as compared with non- 
contaminated integrated circuits after being stressed 666 hrs at 175’C cut-off 
%B = 8 volts and VEB = 4 volts). 
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6.0 TECHNICAL CONFERENCES & PRESENTATIONS 
1. April 13, 1966 
2. June 2, 1966 
3. Aug. 9, 1966 
4. Oct. 9-14, 1966 
5. Nov. 22, 1966 
6. Jan. 26, 1967 
The technical contract monitors, Dr. Phillip H. Klein and 
Mr. Robert L. Trent toured the IBM Components Division, 
East Fisbkill facility. General discussions of contract 
requirements and technical approaches to meeting objec- 
tives were held. (Dr. V. Y. Doe, Dr. G.A. Silvey) 
Dr. G.A. Silvey and Mr. A. Kran met with Dr. P.H. Klein 
at the NASA Electronics Research Center to review techni- 
cal progress and content of the forthcoming report. 
Dr. P.H. Klein was given briefings at IBM East Fishkill by 
Drs. V.Y. Doo and G.A. Silvey on the status of vapor de- 
posited silicon nitride development. Dr. D. R. Kerr de- 
scribed the associated electrical measurements. 
Drs. V. Y. Doo and D.R. Nichols presented the paper 
“Effect of Reactant Composition on Pyrolytic Silicon Nitride 
Films” at the Philadelphia Meeting of the Electrochemical 
Society - Abstract No. 146. 
Dr. V.Y. Doo gave an informal contract progress presen- 
tation at NASA-ERC, which was attended by personnel from 
the Materials, Failure Mechanisms and Microelectronics 
Branches, 
The formal contract presentation was held at NASA ERC. 
Dr. V. Y. Doo summarized the program status and gave a 
technical review on vapor deposited silicon nitride. 
Dr. D.R. Kerr discussed the related electrical measure- 
merits. 
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7. March 28, 1967 Mr. I. Lagnado and Mr. J. Bowe visited IBM E. Fishkill 
for a review of the silicon nitride work and a discussion of 
potential applications. Meetings were held with Dr. V. Y. 
Doo, Dr. G.A. Silvey; Dr. K.G. Ashar, Dr. D.R. Kerr, 
Dr. L.V. Gregor and Mr. A. Kran. 
7.0 KEY TECHNICAL PERSONNEL 
Dr. G.A. Silvey man-hours 262.0 (project Supervisor) 
Dr. V.Y. Doo 630.0 
Mr. J.C. Hollis 248.5 
Dr. D.R. Nichols 1467.8 
Dr. D.R. Kerr 280.0 
8.0 RECOMMENDATION FOR FUTURE WORK 
8.1 SILICON NITRIDE MATERIALS RESEARCH - VAPOR GROWTH 
IBM feels that a continuation of the current research and development on silicon 
nitride vapor growth techniques is important and should be continued. Specifi- 
cally, the following work should be carried out: 
8.1.1 The etch rates of silicon nitride in the literature are essentially for the 
nitride films that were deposited on homogeneously doped silicon substrates. In 
reality, for integrated circuit applications, the nitride films are often deposited 
on silicon substrates which have been entirely or partly precoated with oxide or 
glass. The etch rate of such nitride films may differ significantly from the ones 
in the literature. It is therefore, highly desirable to determine the etch rates of 
nitride films that were deposited on various substrates, e.g. , N+ or P+Si, Si02, 
B203-Si02, and P205-SiO 2 
. Also the effect of post deposit anneal on the nitride 
etch rate should be investigated. 
8.1.2 One of the most important characteristics of the silicon nitride is its ex- 
tremely high resistance against impurity diffusion. Although its masking effect 
on the high temperature diffusion of common dopants has been reported, its ability 
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to resist the high temperature diffusion of common contaminants such as Na, K, 
Li, Cuand Auhas yet to be investigated and the critical temperature, at which sub- 
stantial diffusion may occur in nitride, should be determined. 
8.1.3 Common contaminants such as Na and Cu are undesirable but are often 
present in many semiconductor devices. By applying silicon nitride at different 
processing steps, the source of the contaminants could be determined. 
8.1.4 There are indications that some physical properties such as etch rate and 
dielectric constant of silicon nitride can be modified without seriously degrading 
its diffusion masking and passivation properties by suitable modification in the 
film composition. Detailed investigation should be made on film properties as a 
function of the film composition. 
8.1.5 To optimize silicon nitride for sophisticated device structures, significant 
material research is required to arrive at: 
a. Proper deposition rate 
b. Temperature 
C. Etching rate 
Since all these three properties are related to material and electrical characteris- 
tics, a continuous interchange of information between materials work and circuit 
application is absolutely necessary and hence proposed. 
8.2 APPLICATION TO EXPERIMENTAL DEVICE STRUCTURES 
Simultaneously, with the further development of the material, effort now, also, 
should be directed towards applying the silicon nitride to experimental integrated 
circuit structures. Hence, relatively high speed integrated circuits, utilizing 
NPN double diffused transistors and IGFET circuits should be used as test vehicles. 
8.3 RELIABILITY EVALUATION 
A set of test procedures for evaluating the passivation capability for each type of 
IC circuits should be worked out. 
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Measurements should be made based upon the test procedure mentioned above and 
the results of this reliability testing will be interpreted in terms of available math- 
ematical models on surface charge phenomenon and impurity instability. 
Presently it also appears that a number of other reliability tests in terms of suc- 
cessive nitride depositions should be made to better evaluate the application of 
Si3N4. For instance, some of the experimental variations should be to deposit 
Si3N4 at various stages during the processing of devices. Also, the effect of 
phosphosilicate glass and borosilicate glass formed during diffusions on Si3N4 
should be analyzed. 
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